

# High Gain DC-DC Dual Converter integrating with Coupled Inductor and Diode Capacitor Switches

**Abstract:** Many researchers have made great efforts to develop DC converter designs, to study how to increase voltage gain with low voltage stress and low ripple current. This paper proposed a DC-DC converter with a high conversion ratio, low voltage stress, and low ripple current based on the combination of two parallel boost converters. Using the interleaving approach, two converters, an inductor-coupled converter, and a conventional converter are connected on both sides of the input source to reduce the ripple of the source current, and the load is shared between them. Voltage gain and voltage stresses across power semiconductors were determined using steady-state analysis. In addition, Input current and output voltage ripple were analyzed. The inductors of this converter operate in continuous conduction mode (CCM). Higher voltage gain does not entail maximum duty cycle levels, which eliminates issues such as diode reverse recovery. The use of a passive clamp circuit reduces the voltage stress of the switch. This allows the use of low-voltage rated switches with low "on-case" impedance, which increases overall system efficiency. Theoretical analysis and mathematical relationships were performed. Finally, to validate the theoretical calculations, this converter was simulated in MATLAB / SIMULINK program. The results were good and largely identical to the theoretical calculations.

**Streszczenie:** Wielu badaczy włożyło wiele wysiłku w opracowanie konstrukcji konwerterów prądu stałego, aby zbadać, jak zwiększyć wzmacnienie napięcia przy niskim napięciu napięciowym i niskim prądzie tężnienia. W artykule zaproponowano konwerter DC-DC o wysokim współczynniku konwersji, niskim naprężeniu napięciowym i niskim prądzie tężnienia opartym na połączeniu dwóch równoległych konwerterów boost. Stosując podejście z przepłatem, dwa konwertery, konwerter sprzężony z cewką indukcyjną i konwerter konwencjonalny są połączone po obu stronach źródła wejściowego w celu zmniejszenia tężnienia prądu źródłowego, a obciążenie jest między nimi dzielone. Wzmocnienie napięciowe i naprężenia napięciowe w półprzewodnikach mocy określono za pomocą analizy stanu ustalonego. Ponadto przeanalizowano tężnienia prądu wejściowego i napięcia wyjściowego. Cewki indukcyjne tego przetwornika działają w trybie przewodzenia ciągłego (CCM). Wyższe wzmacnienie napięcia nie pociąga za sobą maksymalnych poziomów cyklu pracy, co eliminuje problemy, takie jak odzyskiwanie wsteczne diody. Zastosowanie pasywnego obwodu zaciskowego zmniejsza naprężenie napięciowe przełącznika. Pozwala to na stosowanie przełączników niskonapięciowych o niskiej impedancji „w obudowie”, co zwiększa ogólną wydajność systemu. Przeprowadzono analizę teoretyczną i zależności matematyczne. Ostatecznie, aby zweryfikować obliczenia teoretyczne, konwerter ten został zasymulowany w programie MATLAB / SIMULINK. Wyniki były dobre i w dużej mierze identyczne z obliczeniami teoretycznymi. (Podwójny konwerter DC-DC o wysokim wzmacnieniu integrujący się ze sprzężonymi cewkami indukcyjnymi i przełącznikami kondensatorów diodowych)

**Keywords:** High gain DC-DC Converter Coupled inductor, Current- ripple, Switches voltage stress

**Słowa kluczowe:** Przetwornica DC-DC o wysokim wzmacnieniu Sprzężona cewka, tężnienie prądu, naprężenie napięciowe

## Introduction

In recent years, high voltage gain DC-DC boost converters have become increasingly important in a wide range of industrial applications, including uninterruptible power supplies, electric traction, and distributed solar cell (PV) generation technologies [1-4]. A traditional boost converter is typically utilized in these applications, however, the voltage stress of the main switches is equivalent to the high output voltage [5-6]. Due to the low voltage ranges generated by PV systems [7], which are renewable sources of energy are a popular topic [8-10]. As a result, the typical boost converter would be unsuitable for achieving high step-up voltage gain ( $V_{out} < 8V_{in}$ ) while maintaining high efficiency [11]. Several non-isolated structures have been developed in order to attain a high conversion ratio while avoiding running at extremely high duty cycles in the last ten years [6-12]. The cascaded approach [12-13], voltage-doubler or multiplier technique [14], are examples of non-isolated converters .coupled-inductor approach [15], switched-inductor and switched-capacitor approaches [16 - 17], capacitor-diode voltage multiplier [2]-[5]-[8], and voltage-lift technique [15-18] can achieve larger voltage gain than the voltage gain of a traditional boost converter with the required duty ratio. To produce high voltage gain, high frequency transformer-based direct voltage step-up [18 -19], the most of an interleaved coupled inductor, which allows for the use of smaller inductors, current split, and increased efficient inductance for high-voltage applications [20-22], passive and active clamped circuits are used in coupled inductor-based high gain converters to recover leakage energy and decrease leakage inductance losses [23-24]. The coupled inductor is used to boost the voltage level by utilizing the energy storage capabilities of the core's

magnetizing inductance via the turn ratio of the coupled inductor [25]. Coupled inductor-based systems have the disadvantage of having larger leakage inductance, which generates voltage spikes across the main switch during turn-OFF and current spikes during turn-ON, leading to a drop in overall circuit efficiency. By employing an active clamp network, the consequences of leaking inductance may be minimized [23],

A double switch DC-DC converter with excellent voltage gain is proposed in this paper. The following are the specifications of the proposed converter:

- (a) A coupled inductor efficient way increases the voltage gain, and the secondary winding of the coupled inductor is connected to a diode-capacitor to significantly the voltage gain.
- (b) A passive clamped circuit is added to the coupled inductor's primary winding to reduce the voltage across the main switch to a smaller voltage level.
- (c) As a result, reduced voltage rating and lower closed-state resistance RDS (ON) power components can be chosen. This diode-capacitor circuit, is effective for improving the voltage conversion ratio. The coupled inductor's leakage inductance energy may be recycled, then increasing efficiency.
- (d) By incorporating coupled inductor converters with non-coupled inductor converters and employing switch capacitor-diode and switch inductor-diode, it is possible to obtain converters with very little voltage stress on the switches in comparison to the output voltage, and the resulting conversion ratio does not depend solely on the duty ratio due to the presence of the winding ratio (n). The description of the proposed converter is given in Section 2. Section 3 describes the steady-state and basic operation of

the proposed converter and describes the proposed converter's design procedure. Section 4 displays the result waveforms for the proposed (e) converter's important components using the MATLAB/SIMULINK program for the data presented in Table I. Finally, Section 5 provides the conclusion.

## 1. construction of the proposed converter

The proposed high gain dc-dc converter shown in Figure 1 consists of two converters connected in parallel on both sides of the input source. The first converter consists of the coupled inductor ( $L_1$ ,  $L_2$ ), passive clamp circuit, and intermediate capacitor  $C_2$ . This section connected in parallel to the second converter consists of the uncoupled conventional boost converter connected in series with voltage multiplier cell to boost output voltage and auxiliary inductor to avoid reverse diode problem and reduce switches stress. The voltage applied to the circuit is denoted by the symbol  $V_{in}$ ,  $S_1$  is the main switch, a coupled inductor's primary and secondary inductors are designated by the letters  $L_1$  and  $L_2$ , respectively.




Fig. 1. The schematic graph of the proposed converter

The passive clamp network over  $L_1$  is represented by  $C_1$  and  $D_1$ . The output capacitor is  $C_{o1}$ , and the output diode is  $D_3$ . On the second inductor  $L_2$ ,  $C_2$  operates as an auxiliary energy storage capacitor, while  $D_2$  operates as a feedback diode. Where  $V_{L1}$  and  $V_{L2}$  are the voltages across coupled inductors  $L_1$  and  $L_2$ , respectively. On the other side,  $S_2$  is the second main switch. The uncoupled inductor is represented by  $L_a$ . The voltage multiplier is connected to  $L_a$  represented by  $C_3$ ,  $C_4$ ,  $D_4$ ,  $D_5$ , and the auxiliary inductor is denoted by  $L_{au}$ . Where  $V_{La}$  and  $V_{Lau}$  are the voltages across inductor  $L_a$  and  $L_{au}$  respectively. The output capacitor  $C_{o2}$ , and the output diode  $D_6$ .  $V_o$  represents the average output voltage (dc) across the load.

## Stead state assumptions

The following assumptions are assumed in this section to simplify the analysis:

- All of the components are considered to be ideal.
- The voltages of capacitors remain constant.
- Input voltage is constant.
- The parasitic resistance of connected inductors and the ESR of capacitors are ignored.
- 

## Operational modes

The continuous conduction mode (CCM) operating modes are given in Fig. 3. Included below are the different operating modes. In CCM mode, this converter has six operational modes. These modalities are discussed in the subsections that follow. Figures 2 and 3 depict the operational modes and significant waveforms. The switches' duty cycles are equal to or greater than 0.5

( $D \geq 0.5$ ) and the same procedure when the converter operates under duty cycles less than 0.5.

### Mode 1 ( $t_o \leq t \leq t_1$ ):

At startup, switch  $S_1$  and switch  $S_2$  is turned ON. In the first converter (coupled inductor), current passes through the switch  $S_1$  and is fed to the primary side of the coupled inductor ( $L_1$ ), energizing the coupling magnetizing inductance ( $L_m$ ). The two diodes,  $D_1$  and  $D_3$ , are reverse biased during this mode. The secondary inductor  $L_2$  and capacitor  $C_1$ , charge  $C_2$  via  $D_2$ . In the second converter (uncoupled inductor), the energy at the inductor  $L_a$  increases. Capacitor  $C_3$  charges both the auxiliary inductor  $L_{au}$  and capacitor  $C_4$  during the path  $S_2$ -  $C_4$ -  $L_{au}$ - $D_5$ . Diode  $D_4$  and  $D_6$  are reverse biased. The paths of currents for mode 1 are as shown in Figure 2 and the equations for the currents are as follows:

$$(1) \quad I_{Lm} = \frac{V_{in}}{L_m + L_k} (t - t_0) + I_{Lm}(t_0)$$

$$(2) \quad I_{La} = I_{La}(t_0) + \frac{V_{in}}{L_a} \cdot (t - t_0)$$

$$(3) \quad I_{L_{au}}(t) = I_{L_{au}}(t_0) + \frac{V_{C_3} - V_{C_4}}{L_{au}} \cdot (t - t_0)$$

### Mode 2: $t_1 \leq t \leq t_2$

This mode switch  $S_1$  is still ON and  $S_2$  is turned OFF. The inductor coupled on the first converter has the same position as mode 1. On the other side, the power in the inductor  $L_a$  decreases. The energy stored in the auxiliary inductor  $L_{au}$  slowly decreases. The capacitors  $C_3$  and  $C_{o2}$  are charged by the energy stored in the inductor  $L_a$  through  $D_4$  and  $D_6$  respectively. The paths of currents for mode 2 are as shown in Figure 3 and the equations for the currents are as follows

$$(4) \quad I_{Lm} = \frac{V_{in}}{L_m + L_k} (t - t_1) + I_{Lm}(t_1)$$

$$(5) \quad I_{La} = I_{La}(t_1) + \frac{V_{in} - V_{C_3}}{L_a} \cdot (t - t_1)$$

$$(6)$$

$$I_{L_{au}}(t) = I_{L_{au}}(t_1) + \frac{V_{C_3} - V_{C_4}}{L_{au}} \cdot (t - t_1)$$

### Mode 3: $t_2 \leq t \leq t_3$

This mode switch  $S_1$  is still turned ON and switch  $S_2$  is still turned OFF. The coupled inductor on the first converter of the proposed converter has the same mode 2. On the other side, the energy decreases continuously in the inductor  $L_a$ . When consuming the stored energy in auxiliary inductor  $L_{au}$ , diode  $D_5$  is reverse biased and this advantage for it avoids diode reverse recovery problems and decreases electromagnetic interference. The paths of currents for mode 3 are as shown in Figure 4 and the equations for the currents are as follows:

$$(7) \quad I_{Lm} = \frac{V_{in}}{L_m + L_k} (t - t_2) + I_{Lm}(t_2)$$

$$(8) \quad I_{La} = I_{La}(t_2) + \frac{V_{in} - V_{C_3}}{L_a} \cdot (t - t_2)$$

$$(9) \quad I_{L_{au}}(t) = o$$

### Mode 4: $t_3 \leq t \leq t_4$

This mode switch  $S_1$  remains ON and the  $S_2$  switch is turned ON. The coupled inductor on the first converter and the uncoupled inductor on the second converter has the same mode 1.

### Mode 5: $t_4 \leq t \leq t_5$

This mode switch  $S_1$  is turned OFF and the switch  $S_2$  remains ON. In the coupled inductor on the first converter, the leakage energy on the primary side of the coupled inductor ( $L_1$ ) is returned to the clamp capacitor ( $C_1$ ) via  $D_1$ . The current in  $D_2$  is zero because it is reverse biased. Diode  $D_3$  is forward biased in this mode and also transfers power from the input

to the output side. On the other side. The uncoupled converter has the same action for mode 4. The paths of currents for mode 5 are as shown in Figure 5 and the equations for the currents are written as follows

$$(10) \quad I_{Lm} = \frac{V_{C1}}{L_m + L_k} (t - t_4) + I_{Lm}(t_4)$$

$$(11) \quad I_{La} = I_{La}(t_4) + \frac{V_{in}}{L_a} \cdot (t - t_4)$$

$$(12) \quad I_{Lau}(t) = I_{Lau}(t_4) + \frac{V_{c3} - V_{c4}}{L_{au}} \cdot (t - t_4)$$

#### Mode 6: $t_5 \leq t \leq t_6$

This mode switch S1 is still OFF and the S2 switch is still ON. In the coupled inductor on the first converter, after the leakage power recovery from the inductor L1, is completed, the capacitor C1 is fully charged, and then D1 is reverse biased, at the same time D2 remains to reverse biased. The uncoupled converter has the same mode 5. The paths of currents for mode 6 are shown in Figure 6 and the equations for the currents are written as follows:

$$(13) \quad I_{Lm} = \frac{(V_{Co1} - V_{C2} - V_{in})}{n(L_m + L_k)} (t - t_5) + I_{Lm}(t_5)$$

$$(14) \quad I_{La} = I_{La}(t_5) + \frac{V_{in}}{L_a} \cdot (t - t_5)$$




Fig 2. Equivalent circuits in mode 1&mode 4




Fig 3. Equivalent circuits in mode 2




Fig 4. Equivalent circuits in mode 3




Fig 5. Equivalent circuits in mode 5




Fig 6. Equivalent circuits in mode 6




Fig 7. The sample waveforms of the proposed converter under steady-state operation.

#### Theoretical analysis

This section discusses the proposed converter's analysis, which may be utilized to help in its design.

##### When Switch S1 and Switch S2 are ON

The voltage across L1, L2, La, and Lau is given by

$$(15) \quad V_{L1} = V_{in}$$

$$(16) \quad V_{L2} = V_{c2} - V_{c1}$$

$$(17) \quad V_{L2} = nV_{in}; \text{ where turn ratio, } n = \frac{V_{L2}}{V_{L1}} = \frac{\sqrt{L2}}{\sqrt{L1}}$$

$$(18) \quad V_{La} = V_{in}$$

$$(19) \quad V_{Lau} = V_{c3} - V_{c4}$$

##### When Switch S1 and Switch S2 are OFF

The voltage across L1, L2, La, and Lau are voltage given by

$$(20) \quad V_{L1} = -V_{c1}$$

In Mode 5, use Kirchhoff's voltage law

$$(21) \quad V_{L2} = V_{in} + V_{c2} - V_{co1}$$

From Eqs. 13, 14, 15, and 21, the voltage VL1 during switch-off becomes

$$(22) \quad V_{L2} = V_{in} + nV_{in} - V_{L1} - V_{co1}; V_{L1} = \frac{V_{L2}}{n}$$

$$(23) \quad V_{L1} = \frac{V_{in}(1+n) - V_{co1}}{n+1}$$

$$(24) \quad V_{La} = V_{in} - V_{c3}$$

$$(25) \quad V_{Lau} = 0$$

### Voltage gain calculation

By balancing the voltage-sec across L1

$$(26) \quad V_{L1(S1\,ON)} + V_{L1(S1\,OFF)} = 0$$

From Eqs. 13 and 23

$$(27) \quad V_{in} \cdot D + \frac{V_{in}(1+n)-V_{co1}}{(n+1)} \cdot (1-D) = 0$$

$$(28) \quad V_{co1} = \frac{(n+1)}{1-D} \cdot V_{in}$$

By balancing the voltage-sec across La

$$(29) \quad V_{La(S2\,ON)} + V_{La(S2\,OFF)} = 0$$

From Eqs. 16 and 23

$$(30) \quad V_{c3} = \frac{V_{in}}{1-D}$$

By balancing the voltage-sec across Lau

$$(31) \quad V_{Lau(S2\,ON)} + V_{Lau(S2\,OFF)} = 0$$

From Eqs. 19 and 25

$$(32) \quad V_{c4} = V_{c3} = \frac{V_{in}}{1-D}$$

Also applying the KVL law in the loop  $V_{c3} - V_{c4} - V_{co2}$ , the following equation could be obtained

$$(33) \quad V_{co2} = V_{c3} + V_{c4} = \frac{2V_{in}}{1-D}$$

And applying the KVL law in the cycle  $V_{in} - V_{co1} - V_o - V_{co2}$ , the following equation could be obtained

$$(34) \quad V_o = V_{co1} + V_{co2} - V_{in}$$

By substituting (29), and (34) in (35) the voltage gain is

$$(35) \quad \frac{V_o}{V_{in}} = \frac{n+2+D}{1-D}$$

### Voltage stress calculation

The voltage stresses across each of the switches can be calculated as follows

$$(36) \quad V_{S1} = -V_{L1(S1\,OFF)} + V_{in}$$

From Eqs. 23,29, and 37

$$(37) \quad V_{S1} = \frac{V_{in}}{1-D}$$

By applying the KVL law in mode 2 in loop S2-C3-D4, the following equation could be obtained

$$(38) \quad V_{S2} = V_{c3}$$

From Eqs. 31, and 39

$$(39) \quad V_{S2} = \frac{V_{in}}{1-D}$$

The voltage stresses across the diode D1

$$(40) \quad V_{D1} = V_{L1(S1\,ON)} + V_{c1}$$

The voltage across the clamp capacitor, C1, is essentially constant for the whole switching time

From Eqs. 15, and 20

$$(41) \quad V_{c1} = \frac{D}{1-D} \cdot V_{in}$$

From Eqs. 15,41, and 42

$$(42) \quad V_{D1} = \frac{V_{in}}{1-D}$$

The voltage across the diode D2

$$(43) \quad V_{D2} = V_{L2} + V_{c2} - V_{c1}$$

From Eqs. 22,23, and 29

$$(44) \quad V_{D2} = 2nV_{in}$$

The voltage across the diode D3

$$(45) \quad V_{D3} = V_{L2} - V_{c2} - V_{in} + V_{co1}$$

From Eqs. 16,17, and 46

$$(46) \quad V_{c2} = \frac{n+(1-n)D}{1-D} \cdot V_{in}$$

From Eqs. 17,29,46, and 47

$$(47) \quad V_{D3} = \frac{n}{1-D} \cdot V_{in}$$

The voltage across the diode D4

$$(48) \quad V_{D4} = V_{c3}$$

From Eq.31

$$(49) \quad V_{D4} = \frac{V_{in}}{1-D}$$

The voltage across the diode D5

$$(50) \quad V_{D5} = V_{c4}$$

From Eq.33

$$(51) \quad V_{D5} = \frac{V_{in}}{1-D}$$

The voltage across the diode D6

$$(52) \quad V_{D6} = V_{c3}$$

From Eq.28

$$(53) \quad V_{D6} = \frac{V_{in}}{1-D}$$

### Design procedure

#### Inductors design

To calculate the minimum value of the inductance to be the converter in (CCM) operating let's assume the proposed converter operating in (BCM) boundary conduction mode and lossless condition.

$$(54) \quad I_{Lm(max)} = \Delta I_{Lm}$$

$$(55) \quad I_{Lm(min)} = 0$$

$$(56) \quad I_{inav} = \frac{\Delta I_{Lm}}{2}$$

where  $I_{Lm(max)}$  and  $I_{Lm(min)}$  are maximum and minimum current in magnetizing inductance and  $\Delta I_{Lm}$  is ripple currents. According to the balance of input and output power.

$$(57) \quad I_{inav} = \frac{V_o I_o}{V_{in}}$$

$$(58) \quad L_{m(min)} = \frac{V_{in} \cdot D \cdot T_S}{I_{Lm(max)}}$$

From Eqs.36,59, and 60

$$(59) \quad L_{m(min)} = \frac{R_L}{2} \cdot \left( \frac{1-D}{2+n+D} \right)^2 \cdot D T_S$$

Where  $R_L$  is the load resistance. The same procedure for La

$$(60) \quad L_{a(min)} = \frac{V_{in} \cdot D \cdot T_S}{I_{La(max)}}$$

$$(61) \quad L_{a(min)} = \frac{R_L}{2} \cdot \left( \frac{1-D}{2+n+D} \right)^2 \cdot D T_S$$

To design the inductor Lau, keep in mind that when the switch S2 is turned on an approximate voltage at the two terminals of the auxiliary inductor can be obtained as follows:

$$(62) \quad V_{Lau} \approx \frac{\Delta V_{C3} + \Delta V_{C4}}{2}$$

$$(63) \quad L_{au(min)} = \frac{V_{Lau} \cdot D \cdot T_S}{\Delta I_{Lau}}$$

#### Capacitors design

The clamping capacitor C1's minimum value may be calculated as follows:

$$(64) \quad C_1 \approx \frac{I_{m \cdot d_1 \cdot T_S}}{\Delta V_{c1}}$$

Where  $(d_1 \cdot T_S)$  is duration operation for mode 5( $t_4 \leq t \leq t_5$ ), that current flows through the capacitor C1 in this period. The following equation can be used to calculate the minimum value of the intermediate capacitor C2

$$(65) \quad C_2 \approx \frac{I_m \cdot D \cdot T_S}{n \cdot \Delta V_{c2}}$$

During a switching cycle (DT), the output capacitors Co1 and Co2 must deliver the output load current. Because the output capacitors are connected in series, each capacitor value for a voltage variation of  $\Delta V_o$  during a specified interval might be calculated as follows

$$(66) \quad C_{o1} = C_{o2} \approx \frac{I_0 \cdot D \cdot T_S}{n \cdot \Delta V_{C_{o1,2}}}$$

For a period (D T), the current that flows through the capacitor C3 is half the average input current and the variable voltage  $\Delta V_{C3}$  on it can be calculated

$$(67) \quad \Delta V_{C3} = \frac{1}{C_3} \int_0^{D T_S} \frac{I_{inav}}{2} dt$$


$$(68) \quad C_3 = \frac{I_{inav}}{2\Delta V_{C3}} \cdot DT_S$$

Similarly, the capacitor C4, has the same design equation


$$(69) \quad C_4 = \frac{I_{inav}}{2\Delta V_{C4}} \cdot DT_S$$

### Review of comparison

A selection of DC-DC converters with high conversion and lower power voltage stresses has been chosen for comparison with the proposed converter. Table 1 compares the major characteristics of the converters, such as the number of components, voltage gain, switch voltage stress, and maximum diode voltage stress. Figure 8 shows the gain compared to many homothetic converters. Figure 9 displays a voltage stress comparison of the switching device when all converters and proposed converters are equal in turn ratio. The pattern is shown in Figure 8 (a) and (b) suggest using a turn ratio of divalent turn ratios of about 4 or 5 (fixed throughout the design process). For the inductor, adjusting the duty ratio between 0 and 0.7 during operation would be a reasonable way to build and operate the proposed converter. The losses increase dramatically above this range of duty cycle and turn ratio. The ability to produce high voltage gain without utilizing severe duty cycle ranges is a significant benefit versus conventional boost converters. One of the causes of the proposed converter's good efficiency is the decrease in switching loss at turn-on due to low-loss switching.




(a)




(b)

Fig 8. (a). Gain vs. duty cycle for various turn ratios n.  
(b) Comparison of voltage gains with n=4.



(a)




(b)


Fig 9. (a)Diode voltage stress compassion as a ratio to output voltage for turn ratio (n=4)(b) Switch voltage stress compassion as a ratio to output voltage for turn ratio (n=4)

### Simulation results

Figure 10,11, and Figure 12 depicts the simulation results' waveforms for the same parameters given in Table 2, which shows the current flowing through the primary of the coupled inductor (L1) and the waveforms of the clamp and intermediate diodes, as well as other waveforms of diodes . Table 3 shows the similar near results between the analytical calculation and simulation results.




(a)




(b)

Fig 10. (a)Input current ripple,output voltage ripple,and voltage stress S1 waveform. (b) Voltage stress S2,voltage stress D1,D2, and D3 waveforms.



(a)



(b)

Fig 12. (a) Voltage capacitors C1,C2, and C3 (b) Voltage output capacitors Co1, Co2, and Output voltage waveforms

Table 2. Converter component and parameters utilized

Parameter name	Value
Input voltage	45 V
Output voltage	400 V
Output power	400 W
Duty cycles	50%
Switching frequency	30 kHz
Input inductors	400 $\mu$ H
Auxiliary inductors	5 $\mu$ H
Coupled inductor(Lm)	50 $\mu$ H
Turns ratio of the coupled Inductor (n)	2
Capacitors C1	1 $\mu$ F
Capacitors C2	47 $\mu$ F
Capacitors C3~C4	25 $\mu$ F
Co1 and Co2	180 $\mu$ F

Table 3. Similarities in analytic and simulation results

Parameters	Formula	Analytical Results	Simulation Results
Voltage across C1	$V_{c1} = \frac{D}{1-D} \cdot V_{in}$	45v	46.5v
Voltage across C2	$V_{c2} = \frac{n + (1-n) \cdot D}{1-D} \cdot V_{in}$	135v	134.75v
Voltage across C3	$V_{c3} = \frac{V_{in}}{1-D}$	90v	89.5v
Voltage across C4	$V_{c4} = \frac{V_{in}}{1-D}$	90v	88v
Reverse voltage across D1	$V_{D1} = \frac{V_{in}}{1-D}$	90v	88v
Reverse voltage across D2	$V_{D2} = 2nV_{in}$	180v	185v
Reverse voltage across D4,5,6	$V_{D4,5,6} = \frac{V_{in}}{1-D}$	90v	89v
Reverse voltage across switch S1,2	$V_{S1,2} = \frac{V_{in}}{1-D}$	90v	90.7v
Voltage across Co1	$V_{co1} = \frac{(n+1)}{1-D} \cdot V_{in}$	270v	269v
Voltage across Co2	$V_{co2} = \frac{2V_{in}}{1-D}$	180v	179v
Output voltage Vo	$V_o = \frac{n+2+D}{1-D} \cdot V_{in}$	405v	400v

#### 4. Conclusion

In this paper, a conventional converter connected to diode capacitor switch and combined with coupled inductor converter in a parallel to produce a high-gain DC-DC equivalent converter. When compared with the traditional converter, the proposed converter has the following advantages.

1) The gain ratio can be obtained by configuring the coupling inductor turn ratio and duty cycle, which can be effective. This can avoid too high a duty cycle and reduce the leakage inductance loss caused by a weak surge coupling frequency converter.

2) The voltage multiplier circuits have increased the gain ratio, which reduces the duty cycle range and thus reduces stress on the converter elements.

The steady-state analysis of the proposed converter, such as the voltage gain, voltage stress on the switching device, is presented. The characteristics are designed to demonstrate the superiority of the proposed converter. Finally, the data given in the second table are used to simulate calculations by using the MATLAB / SIMULINK program and are very close to theoretical calculations.

Table 1. Characteristics comparison

Parameter name	[2]	[8]	[12]	[13]	[22]	[26]	[28]	[30]	proposed
Coupled inductor	No	Yes	Yes	No	Yes	Yes	Yes	Yes	Yes
No. of capacitors	3	3	2	5	4	4	4	5	6
No. of Diodes	3	3	4	5	4	5	4	6	6
No. of switches	2	2	2	2	1	2	2	2	2
Voltage gain $\frac{V_o}{V_{in}}$	$\frac{3+D}{1-D}$	$\frac{4}{1-D}$	$\frac{2(1+nD)}{1-D}$	$\frac{4}{1-D}$	$\frac{1+n}{1-D}$	$\frac{n(2-D)}{1-D}$	$\frac{1+n}{1-D}$	$\frac{2+n}{1-D}$	$\frac{n+2+D}{1-D}$
Stresses of diodes	$\frac{V_o + V_{in}}{2}$	$\frac{V_o}{4}, 3 \frac{V_o}{4}$	$nV_{in}$	$\frac{-2V_{in}}{1-D}$	$\frac{nV_o}{1+n}$	$V_o - nV_{in}$	$\frac{nV_{in}}{1-D}$	$\frac{nV_o}{2+n}$	$\frac{V_{in}}{1-D}$
Stresses of switches	$\frac{V_o + V_{in}}{4}$	$\frac{V_o}{4}, 3 \frac{V_o}{4}$	$\frac{V_o}{2}$	$\frac{V_{in}}{1-D}$	$\frac{V_o}{1+n}$	$\frac{V_o - V_{in}}{2}$	$\frac{V_{in}}{1-D}$	$\frac{(n+1)V_o}{2+n}$	$\frac{V_{in}}{1-D}$

**Authors:****Ibraheem Jawad Billy ,**

University of Technology / Baghdad / Iraq / mailbox 19006

Email: [eee.20.28@grad.uotechnology.edu.iq](mailto:eee.20.28@grad.uotechnology.edu.iq) ;**Jasim Farhood Hussein ,**

University Of Technology / Baghdad / Iraq / mailbox 19006

E-mail: [3705@uotechnology.edu.iq](mailto:3705@uotechnology.edu.iq).**REFERENCES**

- [1] Y. Tang, T. Wang and Y. He, "A Switched-Capacitor-Based Active-Network Converter With High Voltage Gain," in IEEE Transactions on Power Electronics, vol. 29, no. 6, pp. 2959-2968, June 2014, <https://doi.org/10.1109/TPEL.2013.2272639>.
- [2] ScholarWorks, U., & Mueedh Alharbi, B. (2020). Robust Control of a Multi-phase Interleaved Boost Converter for Robust Control of a Multi-phase Interleaved Boost Converter for Photovoltaic Application using  $\mu$ -Synthesis Approach Photovoltaic Application using  $\mu$ -Synthesis Approach. <https://scholarworks.uark.edu/etd>
- [3] Hu, X., & Gong, C. (2014). A high voltage gain DC-DC converter integrating coupled-inductor and diode-capacitor techniques. IEEE Transactions on Power Electronics, 29(2), 789–800. <https://doi.org/10.1109/TPEL.2013.2257870>
- [4] Yang, J., Yu, D., Alkahtani, M., Yuan, L., Zhou, Z., Zhu, H., & Chiemeka, M. (2019). Dual-coupled inductor high gain dc/dc converter with ripple absorption circuit. Journal of Power Electronics, 19(6), 1366–1379. <https://doi.org/10.6113/JPE.2019.19.6.1366>
- [5] Kazimierczuk, M. K. (2015). Pulse-width modulated DC-DC power converters. John Wiley & Sons.
- [6] Javidan, J. (2016). Design of a ZVS PWM C-DC converter for high gain applications. International Journal of Circuit Theory and Applications, 44(5), 977–995. <https://doi.org/10.1002/cta.2117>
- [7] P. Alavi, V. Marzang, E. Nazari, M. Dezhbord, and E. Babaei, "New interleaved structure with high voltage-gain and low voltage-stress on semiconductors," in 2019 10th International Power Electronics, Drive Systems and Technologies Conference (PEDSTC), 2019, pp. 498–503.
- [8] Energy Conversion Congress and Exposition, 2009. ECCE, IEEE. (2009). <https://doi.org/10.1109/ECCE.2009.5316450>
- [9] Rosas-Caro JC, Ramirez JM, Peng FZ, Valderrabano A. A DC-DC multilevel boost converter. IET Power Electronics. 2010 Jan 1;3(1):129-37 <https://doi.org/10.1049/iet-pel.2008.0253>
- [10] Selvaraju N, Shanmugham P, Somkun S. Two-phase interleaved boost converter using coupled inductor for fuel cell applications. Energy Procedia. 2017 Oct 1;138:199-204. <https://doi.org/10.1016/j.egypro.2017.10.150>
- [11] Do, H. L. (2010). A soft-switching dc/dc converter with high voltage gain. IEEE Transactions on Power Electronics, 25(5),1193–1200. <https://doi.org/10.1109/TPEL.2009.2039879>
- [12] IECON 2020 The 46th Annual Conference of the IEEE Industrial Electronics Society. (2020). IEEE. <https://doi.org/10.1109/IECON43393.2020.9254468>
- [13] Das, P., Mousavi, S. A., & Moschopoulos, G. (2010). Analysis and design of a nonisolated bidirectional ZVS-PWM DC-DC converter with coupled inductors. IEEE Transactions on Power Electronics, 25(10), 2630–2641. <https://doi.org/10.1109/TPEL.2010.2049863>
- [14] Yang, L. S., Liang, T. J., Lee, H. C., & Chen, J. F. (2011). Novel high step-up dc-dc converter with coupled-inductor and voltage-doubler circuits. IEEE Transactions on Industrial Electronics, 58(9),4196–4206. <https://doi.org/10.1109/TIE.2010.2098360>
- [15] J. D. N., K. V., & R. J. (2017). Study on High Step-up DC-DC Converter with High Gain Cell for PV Applications. Procedia Computer Science, 115, 731–739. <https://doi.org/https://doi.org/10.1016/j.procs.2017.09.109>
- [16] Liang, T.-J., Lee, J.-H., Chen, S.-M., Chen, J.-F., & Yang, L.-S. (2011). Novel Isolated High-step-up DC-DC Converter with Voltage Lift. <https://doi.org/10.1109/TIE.2011.2177789>
- [17] Farakhor, A., Abapour, M., Sabahi, M., Farkoush, S. G., Oh, S. R., & Rhee, S. B. (2020). A study on an improved three-winding coupled inductor based DC/DC boost converter with continuous input current. Energies, 13(7). <https://doi.org/10.3390/en13071780>
- [18] SSN College of Engineering Department of Electrical and Electronics Engineering, Institute of Electrical and Electronics Engineers Madras Section, IEEE International Conference on Electrical Energy Systems 2 2014.01.07-09 Chennai, & ICEES 2 2014.01.07-09 Chennai. (n.d.). IEEE 2nd International Conference on Electrical Energy Systems (ICEES), 2014 7-9 Jan. 2014, Chennai, India. <https://doi.org/10.1109/ICEES.2014.6924165>
- [19] Luo, F. Lin., & Ye, H. (2006). Essential DC/DC converters. Taylor & Francis.
- [20] Kazimierczuk, M. K. (2015). Pulse-width modulated DC-DC power converters. John Wiley & Sons.
- [21] IEEE Power Electronics Society, IEEE Industry Applications Society, & Institute of Electrical and Electronics Engineers. (n.d.). ECCE 2015: IEEE Energy Conversion Congress & Expo : Montreal, Canada, September 20-24, 2015. <https://doi.org/10.1109/ECCE.2015.7310027>
- [22] Frivaldsky, M., Morgos, J., Hanko, B., & Prazenica, M. (2019). The study of the operational characteristic of interleaved boost converter with modified coupled inductor. Electronics (Switzerland), 8(9). <https://doi.org/10.3390/electronics8091049>
- [23] R. Seyezhai, B.L. Mathur, Design and implementation of interleaved boost converter for fuel cell systems, International Journal of Hydrogen Energy, Volume 37, Issue 4, 2012, Pages 3897-3903, ISSN 0360-3199, <https://doi.org/10.1016/j.ijhydene.2011.09.082>.
- [24] Wai, R. J., & Jheng, K. H. (2013). High-efficiency single-input multiple-output DC-DC converter. IEEE Transactions on PowerElectronics,28(2),886–898. <https://doi.org/10.1109/TPEL.2012.2205272>
- [25] Do, H. L. (2010). A soft-switching dc/dc converter with high voltage gain. IEEE Transactions on Power Electronics, 25(5),1193–1200. <https://doi.org/10.1109/TPEL.2009.2039879>
- [26] M. Das and V. Agarwal, "Design and Analysis of a High-Efficiency DC-DC Converter With Soft Switching Capability for Renewable Energy Applications Requiring High Voltage Gain," in IEEE Transactions on Industrial Electronics, vol. 63, no. 5, pp. 2936-2944, May 2016, <https://doi.org/10.1109/TIE.2016.2515565>